


MoS₂ Transistors Fabricated *via* Plasma-Assisted Nanoprinting of Few-Layer MoS₂ Flakes into Large-Area Arrays

Hongsuk Nam,[†] Sungjin Wi,[†] Hossein Rokni, Mikai Chen, Greg Priessnitz, Wei Lu, and Xiaogan Liang*

Department of Mechanical Engineering, University of Michigan, 2011 W.E. Lay Automotive Laboratory, 1231 Beal Avenue, Ann Arbor, Michigan 48109, United States. [†]H. Nam and S. Wi contributed equally.

ABSTRACT



Large-area few-layer-MoS₂ device arrays are desirable for scale-up applications in nanoelectronics. Here we present a novel approach for producing orderly arranged, pristine few-layer MoS₂ flakes, which holds significant potential to be developed into a nanomanufacturing technology that can be scaled up. We pattern bulk MoS₂ stamps using lithographic techniques and subsequently transfer-print prepatterned MoS₂ features onto pristine and plasma-charged SiO₂ substrates. Our work successfully demonstrates the transfer printing of MoS₂ flakes into ordered arrays over cm²-scale areas. Especially, the MoS₂ patterns printed on plasma-charged substrates feature a regular edge profile and a narrow distribution of MoS₂ flake thicknesses (*i.e.*, 3.0 ± 1.9 nm) over cm²-scale areas. Furthermore, we experimentally show that our plasma-assisted printing process can be generally used for producing other emerging atomically layered nanostructures (*e.g.*, graphene nanoribbons). We also demonstrate working n-type transistors made from printed MoS₂ flakes that exhibit excellent properties (*e.g.*, ON/OFF current ratio 10⁵–10⁷, field-effect mobility on SiO₂ gate dielectrics 6 to 44 cm²/(V s) as well as good uniformity of such transistor parameters over a large area. Finally, with additional plasma treatment processes, we also show the feasibility of creation of p-type transistors as well as pn junctions in MoS₂ flakes. This work lays an important foundation for future scale-up nanoelectronic applications of few-layer-MoS₂ micro- and nanostructures.

KEYWORDS: nanomanufacturing · molybdenum disulfide · graphene · nanoelectronics · transistor · nanoprint

Molybdenum disulfide (MoS₂) belongs to the family of layered transition metal dichalcogenides.¹ It has been widely used as a dry lubricant and as a catalyst for desulfurization in petroleum refineries.² Recently, MoS₂ attracted a great deal of attention because of its attractive electronic, optoelectronic, and mechanical properties.^{3–6} In the bulk form, MoS₂ is an indirect band-gap semiconductor with an energy gap of ~1.2 eV.⁶ In the

monolayer form, MoS₂ has a large direct band gap (~1.8 eV).⁶ Therefore, MoS₂ can serve as an important complement to zero-band-gap graphene and enable new semiconductor-related applications of two-dimensional (2-D) materials such as thin-film transistors,^{3,7} phototransistors,⁸ chemical sensors,⁹ integrated circuits,¹⁰ and thin-film light-emitting diodes.^{6,11} As a 2-D nanoelectronic material, MoS₂ is advantageous over bulk Si for suppressing the undesirable

* Address correspondence to xiaoganli@umich.edu.

Received for review March 4, 2013 and accepted June 21, 2013.

Published online June 22, 2013
10.1021/nn401093u

© 2013 American Chemical Society

tunneling between drain and source regions at the scaling limit of transistors and therefore provides benefits for miniaturization of electronic devices beyond Moore's law.¹² In addition, bulk (or multilayer) MoS₂ exhibits relatively high in-plane carrier mobility comparable to that of crystalline Si,¹³ as well as robust mechanical and chemical properties, which makes it an attractive material for making flexible electronic devices with high performance and long lifetime.^{4,10,14}

A broad variety of prototype devices based on few-layer MoS₂, such as high-performance field effect transistors,^{3,7} phototransistors,⁸ sensors,^{9,15} and integrated circuits,¹⁰ have been fabricated and extensively studied in research laboratories. However, the scale-up applications of MoS₂, especially the mass production of commercially viable products, demand large arrays of orderly arranged MoS₂ structures. This requirement breaks down into two critical challenges in nanomanufacturing: (1) incorporating pristine MoS₂ films over large areas and (2) patterning MoS₂ into ordered micro- and nanostructures over large areas to obtain both desirable electronic properties and required functionality. Several approaches have been attempted to produce MoS₂ materials for large-area applications, including Scotch tape exfoliation,^{3,14,16} liquid phase exfoliation in an organic solvent,^{17,18} intercalation followed by forced hydration,^{11,19,20} transition metal sulfurization,^{21,22} thermal decomposition of thiosalts,²³ chemical vapor deposition (CVD),^{24,25} van der Waals epitaxial growth,²⁶ etc. So far, a few efforts have been invested on the lithographic patterning of MoS₂ sheets and the deposition of MoS₂ crystals into ordered arrays.^{27–29} All of these technologies for producing MoS₂ structures still suffer from one or more obstacles that prevent the creation of ordered, pristine MoS₂ device arrays over large areas. In particular, Scotch tape-based or liquid-phase exfoliation-based processes usually generate a poor yield of few-layer MoS₂ flakes.^{3,14,16,17} Chemical intercalation methods can produce a relatively high yield of monolayer or few-layer MoS₂ flakes in colloidal solutions, but cannot arrange them into ordered arrays over large areas.^{11,19,20} CVD and epitaxial methods are promising to generate very thin MoS₂ flakes over large areas in the future, but the present as-grown MoS₂ samples still feature randomly distributed micro- or nanoflakes with 10's–100's nm scale crystalline domains that are much smaller than the crystalline domains achieved in geographic MoS₂ materials (typically, 1 to 100's μm size).^{1,24–26} Obviously, a nanomanufacturing technology capable of being scaled up and producing ordered and pristine few-layer MoS₂ patterns would have a transformative impact on future manufacturing of MoS₂ electronic and optoelectronic devices and systems.

In this article, we present novel transfer-printing processes for creating large-area arrays of prepatterned few-layer MoS₂ features. In this work, bulk

MoS₂ films are prestructured with relief patterns by using lithographic techniques and subsequently serve as stamps for printing out MoS₂ flakes on pristine and plasma-charged SiO₂ substrates. Here, SiO₂ is chosen as the substrate material, because SiO_x-based substrates are widely used for electronic applications. Therefore, the approaches developed in this work can be generally applied to other SiO_x-based substrates such as glass, fused silica, and flexible silicone rubber. The few-layer MoS₂ flake pixels printed on such SiO_x substrates can be used to create working transistors exhibiting excellent performance. In the future, the presented printing approaches in combination with other nanolithography techniques, precise deposition and etching processes, and new high-*k* gate dielectrics can potentially be employed for producing high-performance MoS₂-based large-scale integrated circuits.

RESULTS AND DISCUSSION

Figure 1(a) schematically illustrates our approach for transfer printing prepatterned MoS₂ flakes. The fabrication process consists of the following steps. (1) The process starts with a piece of pristine bulk MoS₂. (2) Photolithography is performed to pattern a photoresist layer spin-coated on top of the MoS₂ surface. (3) Arrays of metal masks are created by depositing 100 nm Ti followed with lift-off in acetone. (4) SF₆-based reactive ion etching (RIE) is performed to transfer the Ti mask pattern onto underlying MoS₂.^{29–31} (5) Ti masks are completely removed in hydrofluoric (HF) acid, and a bulk MoS₂ stamp is created. (6) A SiO₂ substrate is treated with O₂ plasma to generate electric charges on the surface.³² (7) Finally, the bulk MoS₂ stamp is used for printing out MoS₂ flake arrays onto the SiO₂ substrate. This process can generate MoS₂ device patterns directly from pristine geographic MoS₂ materials that have the largest crystalline domains (typically, 1 to 100's μm size) and the best electronic properties to date.^{1,24–26} Further, this approach can be generalized for manufacturing other emerging atomically layered nanomaterials such as graphene,^{33–35} boron nitride,^{36,37} and topological insulator thin films.³⁸ It should be noted that such a plasma-assisted transfer-printing process is significantly advantageous over voltage-based electrostatic exfoliation methods previously developed by Liang *et al.* for creating atomically layered materials,³⁴ in terms of application scope and printing uniformity. In particular, plasma-assisted printing can be applied to any substrates with a dielectric layer, whereas voltage-based exfoliation processes can only be used for conductive substrates. Furthermore, plasma-induced surface charges are usually immobilized and uniformly distributed over dielectric substrates and, therefore, result in uniform attractive stress for printing MoS₂ features over large areas. However, voltage-generated free charges are movable in the conductive substrate, and they tend to accumulate at locations with the




Figure 1. (a) Schematic flowchart of transfer printing of prepatterned few-layer MoS₂ flakes, which includes (1) initial bulk MoS₂ with a pristine surface; (2) photolithography for patterning device features; (3) formation of Ti masks by metal deposition followed by lift-off; (4) plasma etching of underlying MoS₂; (5) removal of Ti masks and finalization of a bulk MoS₂ stamp bearing relief features; (6) plasma treatment of the SiO₂ substrate; (7) direct transfer printing of prepatterned few-layer MoS₂ flakes onto the substrate. (b) SEM images of a bulk MoS₂ stamp prestructured with 5 μm size periodic pillars.

smallest stamp/substrate gap, resulting in nonuniform electrostatic printing stress and a high risk of electrical leakage.³⁴

Figure 1(b) shows scanning electron micrographs (SEMs) of an exemplary MoS₂ stamp prepatterned with 5 μm size, 600 nm high pillars. The fabrication detail is described in the Methods and Materials section. The zoomed view in Figure 1(b) shows that the SF₆ plasma-etched area exhibits a relatively high roughness, which is attributed to plasma etching or ion bombardment. However, the raised pillar mesas protected by the Ti masks are still as smooth as a pristine MoS₂ surface. This should yield a conformal contact with the flat substrate during a mechanical printing process and therefore a high transfer-printing efficiency of MoS₂ flakes.

The details of the transfer-printing process are described in the Methods and Materials section. Figure 2(a) and Figure S1 in the Supporting Information display SEM images of MoS₂ flakes printed on a pristine SiO₂ surface. These images, captured over a large printed area (~1 cm²), show that the mechanical printing process can produce large-area, orderly paved arrays of MoS₂ pixel features. However, most of the printed pixels have relatively irregular edge profiles that are not faithfully correlated to the edge profiles of pillars prestructured on the bulk stamp.

The thickness data of MoS₂ pixels were obtained by using an atomic force microscope (AFM). For each of

the printed MoS₂ pixels, the average flake thickness was extracted from AFM topographic data. Figure 2(b) plots the statistical distribution of the average thickness data of 100 MoS₂ flake pixels of 10 μm size produced in a single transfer-printing cycle. Figure 2(b) shows that the overall average flake thickness is measured to be 4.1 nm (~6 monolayers), and the standard deviation is 2.2 nm (~3 monolayers) over a ~1 cm² area. About 95% and 80% of printed MoS₂ flakes are thinner than 10 and 5 nm, respectively.

Figure 3(a) shows an SEM image of MoS₂ patterns printed onto an O₂ plasma-charged SiO₂ substrate. Figure S2 in the Supporting Information lists more SEM images of MoS₂ patterns with various dimension sizes, which were captured from different locations over the printed area. These images show that the printing process on plasma-charged substrates can produce large-area, orderly arranged arrays of MoS₂ flake pixels with a higher uniformity of pixel profiles in comparison with the printing result on a pristine substrate. In particular, MoS₂ pixel patterns feature clear, well-defined edge profiles that are faithfully correlated to the edge profiles of pillars prestructured on the bulk stamp. The zoomed image in Figure 3(b) reveals that the clear edge profile of a MoS₂ pixel is indeed made up of a ring-shaped MoS₂ ribbon. Such outer edge ribbons of MoS₂ pixels have widths ranging from 200 to 400 nm. Besides these edge ribbon features, there are indeed




Figure 2. (a) SEM image of arrays of 10 μm size MoS₂ flake pixels printed onto a pristine SiO₂ substrate. (b) Stacked column chart of the average thickness data collected from 100 as-printed MoS₂ pixels. The thickness data were obtained from MoS₂ pixels printed over a ~ 1 cm² area by using an AFM.

thinner MoS₂ films or flakes located in the inner regions of printed pixels enclosed by the edge ribbons. These inner MoS₂ flakes typically exhibit a poor feature contrast in secondary-electron images. To enhance the SEM contrast, printed MoS₂ pixels were also imaged by detecting backscattered electrons (BSEs), as shown in Figure 3(c–e), which are often used to detect contrast between areas with different chemical compositions. The BSE image contrast in Figure 3(c–e) suggests the presence of thin MoS₂ flakes within each of the pixels. X-ray energy dispersive spectrometer (EDS) spectra were captured from the edge ribbons as well as the inner films of MoS₂ pixels, as shown in Figure S3 (see the Supporting Information). The EDS results confirm the presence of sulfur and molybdenum in both the edge and inner portions of printed pixels. In addition, Figure S4 in the Supporting Information displays optical micrographs of printed MoS₂ pixels on a 330 nm thick SiO₂ substrate, and the feature contrast further confirms the presence of inner flakes within printed MoS₂ pixels. The spatial variation of BSE image contrast and the EDS intensity of MoS₂-associated peaks suggest an interpixel variation of MoS₂ flake thickness over the printed substrate. To obtain the inner flake thickness data, MoS₂ pixels with partially broken inner films (e.g., the pixels shown in Figure 3(e) and Figure S4(c)) were imaged by using AFM, and the thickness of an inner MoS₂ flake was measured from its broken edges.




Figure 3. (a, b) Secondary-electron SEM images of MoS₂ pixel arrays printed onto an O₂ plasma-charged substrate, which exhibit clear, well-defined edge profiles faithfully correlated to the edge profiles of pillar features on the bulk MoS₂ stamps. (c, d) Backscattered SEM images of MoS₂ pixel arrays, which show the presence of thin inner MoS₂ flakes within each printed pixel. (e) Backscattered image of MoS₂ pixels with broken inner films.

Figure 4(a) displays an AFM image of an exemplary MoS₂ pixel consisting of a relatively thick edge ribbon and broken inner flakes. The scan line denoted by the solid line and accordingly plotted in Figure 4(b) explicitly displays that the thickness values measured at the left and the right sides of this outer edge ribbon are 7 nm (~ 11 monolayers) and 8 nm (~ 12 monolayers), respectively; the thickness of the broken inner flakes is measured to be 2.4 nm (~ 4 monolayers). The thickness data acquired from 10 scan lines are used to calculate the average thickness of the inner film and the outer edge ribbon of an individual MoS₂ pixel. Figure 4(c) plots the statistical distribution of the average thickness data of 100 MoS₂ pixels printed on a plasma-charged substrate. Here, the thickness data of inner films (solid columns) and outer edge ribbons (blue hatched columns) of MoS₂ pixels are separately plotted. Figure 4(c) shows that the overall average thickness of outer edge ribbons is 17 nm (~ 26 monolayers) with a standard deviation of 3 nm (~ 5 monolayers), whereas the overall average thickness of inner films is 3.0 nm (~ 5 monolayers) with a standard deviation of 1.9 nm (~ 3 monolayers). About 90% of inner flakes of MoS₂ pixels printed on a plasma-charged SiO₂ substrate are thinner than 5 nm (~ 8 monolayers). On the basis of such SEM, AFM, EDS, and optical micrograph characterizations, it is concluded that microscale MoS₂ pixels printed on a plasma-charged SiO₂ surface feature




Figure 4. (a) AFM image of a $10\ \mu\text{m}$ size MoS₂ pixel printed on a plasma-charged SiO₂ substrate. The solid line indicates a scanning trace across the pixel, which is explicitly plotted in (b). (c) Stacked column chart of the average thickness data collected from 100 as-printed MoS₂ pixels. Here, the thickness data acquired from the inner flakes (solid columns) and the outer edge ribbons (hatched columns) of these MoS₂ pixels are separately plotted.

relatively thinner inner films or flakes enclosed by relatively thicker ring-shaped edge ribbons and a higher percentage yield of few-layer MoS₂ flakes thinner than 5 nm in comparison with pixels printed on a pristine SiO₂ substrate.

To obtain a preliminary understanding of plasma-assisted printing mechanisms responsible for the resultant morphology of MoS₂ pixels, Maxwell stress tensor calculation was performed and used for evaluating the distribution of surface charge-induced electrostatic attractive stress between the bulk MoS₂ stamp and the dielectric substrate.^{39,40} Figure 5(a) illustrates the 2-D model for the calculation, in which a plasma-charged SiO₂ substrate is in contact with a bulk MoS₂ stamp and the surface charge density is arbitrarily set to 0.05 C/m² (currently we lack experimentally measured data of surface charge densities). Figure 5(b) plots the calculated attractive stress exerted by the plasma-charged SiO₂ substrate on the bulk MoS₂ stamp as a function of positions. Figure 5(c) shows the zoomed view of the attractive stress distribution within a single MoS₂ mesa in contact with a SiO₂ surface. It is found that the attractive stress acting on a microscale MoS₂ mesa is uniform in the central region of the mesa but is significantly increased along the mesa edges due to the fringe effect. During a transfer-printing process, such high attractive stress at the mesa edges is expected to result in the exfoliation of MoS₂

flake pixels with well-defined edges, as experimentally demonstrated. In addition, the strong electric field at the MoS₂/SiO₂ interface is expected to influence dispersion and dipole interactions of atoms there and therefore change the cohesive energy of MoS₂ layers close to the SiO₂ surface.^{41,42} This could lead to a dependence of the number of printed MoS₂ monolayers on the field magnitude, which could qualitatively explain our experimental result that for MoS₂ pixels printed on plasma-charged substrates the edge portions are statistically thicker than the inner flakes, as shown in Figure 4(c). Our future theoretical simulation work will incorporate quantum mechanics, molecular simulations, and experimentally measured surface charge data to quantitatively analyze the effects of electric field on the number of printed MoS₂ monolayers.

Although plasma-assisted printing can produce large-area arrays of microscale MoS₂ pixels with regular edge profiles, many pixels have broken areas in their central regions, as shown in Figure 3(e) and Figure S4(c). This can be attributed to several possible reasons, including the limited size of crystalline domains in bulk MoS₂, nonuniformity of attractive stress within a microscale MoS₂ pixel mesa, as discussed in the simulation analysis, and the paradigm rule that the direct exfoliation of a large-area atomic layer (*e.g.*, a complete microscale MoS₂ pixel film free of defects) is thermodynamically unfavorable.^{43,44} Such an analysis




Figure 5. (a) Illustration of the 2-D model for Maxwell stress tensor calculation of surface charge-induced electrostatic attractive stress between the bulk MoS₂ stamp and the dielectric substrate. (b) Calculated attractive stress plotted as a function of positions. (c) Zoomed view of attractive stress distribution within a single MoS₂ mesa in contact with a SiO₂ surface. It is found that the attractive stress acting on a microscale MoS₂ mesa is uniform in the central region of the MoS₂ mesa but is significantly increased along the mesa edges due to the fringe effect.

suggests that it is indeed desirable to prepattern bulk MoS₂ stamps with densely arranged nanostructures that can improve the printing fidelity and eliminate the defects in the middle of printed patterns. In addition, such relief nanostructures are expected to generate a higher fringe field during printing processes because of the higher density of sharp feature edges and result in the higher transfer-printing efficiency of MoS₂ features. So far we have not developed a scalable process for patterning nanostructures on bulk MoS₂ because of its overly rough surface. However, we and other groups have successfully realized the nanopatterning of highly oriented pyrolytic graphite (HOPG) stamps with 100 nm half-pitch gratings using nanoimprint lithography, as shown in Figure 6(a).^{45,46} The fabrication of HOPG stamps is described in the Methods and Materials section. Figure 6(b) shows SEM images of 100 nm half-pitch graphene nanoribbons (GNRs) produced by using plasma-assisted transfer printing. The printed GNRs exhibit a high degree of uniformity in ribbon widths over large areas and do not exhibit any visible defects in the middle of individual ribbons. The thickness of GNRs was measured to be 2.0 ± 1.0 nm by using an AFM. This work demonstrates that (1) nanoscale defect-free atomic layer patterns can be more easily produced by using plasma-assisted printing in comparison with microscale ones; (2) plasma-assisted printing can be generalized for producing high-quality nanostructures of other atomically layered materials.

To evaluate the electronic properties of printed MoS₂ flakes, we fabricated field-effect transistors (FETs) using

MoS₂ pixels printed on plasma-charged SiO₂/p⁺ Si substrates. The FET fabrication details are described in the Methods and Materials section. Figure 7(a) shows a BSE image of an inner flake of a MoS₂ pixel that was used to fabricate a back-gated FET with flake thickness of ~ 5 nm, channel length of $L = 5.4$ μm, average channel width of $W \approx 3.7$ μm, and gate dielectric thickness of $d = 330$ nm. Figure 7(b) plots drain–source current (I_{DS}) versus drain–source voltage (V_{DS}) characteristics of this exemplary FET under different gate voltages (V_G) ranging from -75 to 100 V. Figure 7(c) plots the I_{DS} – V_G characteristics under a fixed drain–source voltage ($V_{DS} = 10$ V). As shown in Figure 7(b,c), this FET exhibits n-type conduction with an ON/OFF current ratio (I_{ON}/I_{OFF}) of $\sim 10^7$. The transconductance at the linear region of the I_{DS} – V_G characteristic curve was obtained as $dI_{DS}/dV_G = 1.60$ μS by the linear fitting (denoted with the red solid line in the inset of Figure 7(c)). The field-effect mobility was estimated to be $\mu = 22$ cm²/(V s) by using eq 1 (valid for the linear region of MoS₂-based FETs with microscale channel widths), where ϵ_0 is the vacuum permittivity, $\epsilon_r \approx 3.9$ is the dielectric constant of SiO₂, C_{ox} is the gate capacitance, and W/L is the width/length ratio of the MoS₂ flake channel. The field-effect mobility values obtained from other FETs made from the inner flakes of printed MoS₂ pixels range from 6 to 44 cm²/(V s), which are comparable to the highest mobility values previously reported for MoS₂ FETs using SiO₂ as the gate dielectric.^{14,47} This indicates that our transfer-printing approaches can produce high-quality MoS₂ features and are suitable for practical nanoelectronic




Figure 6. SEM images of (a) a HOPG stamp prepatterned with 100 nm half-pitch relief gratings by using nanoimprint lithography followed with plasma etching and (b) graphene nanoribbons printed onto a plasma-charged SiO_2 substrate.




Figure 7. (a) BSE image of an exemplary back-gated FET made from the inner flake of a printed MoS_2 pixel with flake thickness of ~ 5 nm, channel width of ~ 3.7 μm , channel length of ~ 5.4 μm , and gate dielectric (SiO_2) thickness of 330 nm, in which Ti/Au contacts were deposited as drain (D) and source (S) contacts and the p^+ silicon substrate serves as a back gate. (b) $I_{\text{DS}} - V_{\text{DS}}$ characteristics under different gate voltages (V_{G}) ranging from -75 to 100 V. (c) Semilogarithmic plot of an $I_{\text{DS}} - V_{\text{G}}$ characteristic curve under a fixed drain-source voltage $V_{\text{DS}} = 10$ V, which exhibits an ON/OFF current ratio ($I_{\text{ON}}/I_{\text{OFF}} \approx 10^7$). The inset graph shows the linear plot of the same $I_{\text{DS}} - V_{\text{G}}$ curve, and the transconductance ($dI_{\text{DS}}/dV_{\text{G}}$) is obtained by fitting the linear region of the $I_{\text{DS}} - V_{\text{G}}$ curve, as indicated by the red line. The field-effect mobility is subsequently extracted to be $\mu = 22$ $\text{cm}^2/(\text{V s})$ for this FET.




Figure 8. (a) SEM image of an exemplary back-gated FET made from the outer edge ribbon of a printed MoS₂ pixel with channel width of ~ 300 nm, channel length of ~ 500 nm, and gate dielectric (SiO₂) thickness of 330 nm. $I_{DS}-V_{DS}$ (b) and $I_{DS}-V_G$ (c) characteristics of this edge ribbon-based FET exhibit p-type conduction and field-effect mobility of ~ 0.27 cm²/(V s). (d) $I_{DS}-V_G$ characteristics of a p-type FET made from a MoS₂ flake blank-treated by SF₆ plasma.

applications.

$$\mu = \frac{1}{C_{ox}} \frac{W}{L} \frac{dI_{DS}}{dV_G} \quad C_{ox} = \frac{\epsilon_0 \epsilon_r}{d} \quad (1)$$

We also fabricated FETs using the ring-shaped edge ribbons of MoS₂ pixels as the semiconducting channels. To make an edge ribbon-based FET, electron-beam lithography (EBL) followed by metal evaporation and lift-off was performed to fabricate drain and source electrodes precisely aligned to the specific segment of the edge ribbon of a MoS₂ pixel. In EBL, the overlay alignment was carefully performed to avoid incorporating any inner pixel flakes into the FET channel. Figure 8(a) shows an SEM image of an exemplary edge ribbon-based FET with a channel width of $W \approx 300$ nm, channel length of $L \approx 500$ nm, and average MoS₂ thickness of ~ 10 nm. Figure 8(b,c) displays $I_{DS}-V_{DS}$ and $I_{DS}-V_G$ characteristics, respectively, which show that this edge ribbon-based FET exhibits p-type conduction for $V_G = -100$ to 100 V. The transconductance at the linear region of the $I_{DS}-V_G$ characteristic curve was obtained as $dI_{DS}/dV_G = -1.74$ nS by the linear fitting (denoted with the red solid line in the inset of Figure 8(c)). The field-effect mobility was estimated to be $\mu = 0.27$ cm²/(V s) by using eq 2, where C_g is the average gate capacitance associated with a single

MoS₂ edge ribbon per unit channel length [unit: F/m]. Here, C_g is calculated by using a simulation model based on finite element analysis that takes into account the fringe effect at the MoS₂ nanoribbon edges, as shown in Figure S5 in the Supporting Information. Such a fringe effect can significantly affect the values of C_g for MoS₂ FETs with nanoscale channel widths. The field-effect mobility values measured from other edge ribbon-based FETs range from 0.1 to 1.0 cm²/(V s).

The p-type conduction is generally observed in other edge ribbon-based FETs, and it is attributed to the chemical doping to the edge portions of MoS₂ pixels, which might be induced during the SF₆ RIE process for patterning pillars in bulk MoS₂ stamps. To further identify such a plasma-induced doping mechanism, a pristine 10 μ m size MoS₂ flake with initial thickness of ~ 20 nm was blank-etched by SF₆ plasma. After etching, the flake thickness was reduced to ~ 10 nm. The FET made from this flake also exhibits p-type conduction, as shown in Figure 8(d). The field-effect mobility is extracted to be ~ 0.1 cm²/(V s), which is consistent with the mobility values measured from edge ribbon-based FETs. This test verifies that the p-type conduction is indeed caused by the plasma-induced doping. This also provides a simple method for making p-type MoS₂ FETs and rectifying diodes. For example, an n-type FET made from a 40 nm thick MoS₂




Figure 9. (a) SEM image of a pn junction formed by the partial etching of a MoS₂ pixel using SF₆-based plasma. (b) I_{DS} – V_{DS} characteristic curves of the MoS₂ pixel FET under various gate voltages measured before the SF₆ plasma etching, which exhibit a linear and symmetric transport property independent of the polarity of V_{DS} . (c) I_{DS} – V_{DS} curves measured after the plasma etching, which show a strong rectification of the drain–source current.

pixel was partially etched with SF₆ plasma in selected areas to form a p-doped region (*i.e.*, the etched region with the final MoS₂ thickness of ~ 20 nm) adjacent to the n-doped region (*i.e.*, the pristine region protected by a patterned photoresist layer), as shown in Figure 9(a). Figure 9(b,c) show the I_{DS} – V_{DS} characteristics of this FET measured before and after the plasma etching, respectively. Before etching, the FET exhibits linear and symmetric I_{DS} – V_{DS} characteristics independent of the polarity of V_{DS} , whereas after etching it exhibits a strong rectification of the drain–source current. This indicates the formation of a pn junction in the MoS₂ pixel. Further research will be performed to precisely control the doping profile in MoS₂ features and enable new device applications.

$$\mu = \frac{L}{C_g V_{DS}} \left(\frac{dI_{DS}}{dV_G} \right) \quad (2)$$

Our current printing approaches can generate few-layer MoS₂ flakes with the change of thickness mainly in the range 0.7–10 nm on a pristine SiO₂ substrate (Figure 2(b)) or 0.7–5 nm on a plasma-charged substrate (Figure 4(c)). As-printed MoS₂ pixels with such flake thickness distributions over large areas are still suitable for scale-up transistor-based electronic applications (if not for all applications), because previous works have demonstrated that FETs made from multilayer MoS₂ flakes with thicknesses ranging from 2 to 50 nm exhibit excellent and

stable transport properties (*i.e.*, high ON/OFF ratios ranging from 10⁴ to 10⁷, high field-effect mobility values on the order of 10s cm²/(V s) on SiO₂-based dielectrics and 100s cm²/(V s) on high-*k* dielectrics, as well as subthreshold slopes of 60–70 mV/decade for top-gated FETs).^{48–50}

To evaluate the potential scalability of our printing approaches especially for future scale-up transistor-based applications, we investigated the uniformity of the transport characteristics of MoS₂ FETs produced by plasma-assisted printing as well as the dependence of FET characteristics on the change of the MoS₂ thickness. Figure S6 in the Supporting Information shows the transport characteristics of 14 FETs produced in a single printing cycle. Figure 10 displays (a) ON/OFF current ratio and (b) field-effect mobility data measured from these FETs, which are plotted as a function of the MoS₂ thickness. These FETs have different flake thicknesses ranging from 3 to 20 nm. It should be noted that although the thickness values of most as-printed MoS₂ flakes can be controlled to be less than 10 nm, as shown in Figures 2(b) and 4(c), relatively thicker flakes (*i.e.*, thickness ~ 10 –20 nm) were intentionally chosen for making FETs in order to extend the investigation range of the flake thickness values and analyze the degree of redundancy in the control of the MoS₂ thickness. Figure 10 shows that in spite of the variation of the MoS₂ flake thickness in the range




Figure 10. (a) ON/OFF current ratio and (b) field-effect mobility data extracted from the FET characteristics listed in Figure S6, which are plotted as a function of the MoS₂ flake thickness.

3–20 nm, all the FETs exhibit high ON/OFF ratios in the range 10^5 – 10^7 , reasonably high field-effect mobility values on SiO₂ gate dielectrics ranging from 15 to 24 cm²/(V s), and uniform threshold gate voltages around $V_{th} \approx -50$ V. Such results preliminarily demonstrate that the MoS₂ FETs produced by plasma-assisted printing do not exhibit a sensitive dependence of FET characteristics on the change of the MoS₂ thickness in the range 3–20 nm. This also suggests that our printing approaches can generate a high yield of electronic-grade MoS₂ flakes with an acceptable degree of uniformity in FET characteristics and hold significant potential to be further developed into a manufacturing process for making arrays of working FETs. In addition, using HfO₂-based high- k gate dielectrics, the mobility values of our FETs are expected to be further improved by at least 1 order of magnitude,³ which is attributed to the dielectric screening effect.⁵¹ The large arrays of such high-performance FETs produced by printing processes are expected to significantly facilitate the future scale-up electronic applications of few-layer MoS₂. In our future research, we will incorporate the top gates with sub-5 nm thick gate dielectrics into MoS₂ FETs in order

to study the uniformity of other important FET parameters (e.g., subthreshold slopes) and further explore the potential of our printing processes for manufacturing high-performance MoS₂-based electronic devices.

There are device applications requiring a more demanding control of the MoS₂ thickness. For example, optoelectronic applications usually need MoS₂ monolayers to obtain a large direct band gap.⁶ For such applications, our printing approaches can potentially serve as a useful technique for transforming initial raw materials of few-layer MoS₂ into arrays of active device sites. These orderly formed MoS₂ flakes can be subsequently tailored through a series of postprinting processes to achieve a higher degree of uniformity in thickness and feature profile. For example, the laser-thinning technology with a self-termination mechanism recently developed by Castellanos-Gomez *et al.* could be used as a postprinting process for thinning as-printed MoS₂ flakes to increase the percentage yield of MoS₂ monolayers.²⁷ Furthermore, a postprinting lithography step (e.g., photolithography and nanoimprint) followed by plasma etching can be easily implemented to trim as-printed MoS₂ flakes into functional nanopatterns with specific shapes.

CONCLUSION

In conclusion, we demonstrate a novel approach for producing ordered arrays of few-layer-MoS₂ device features. In this process, the relief structures are prepatterned onto a bulk MoS₂ film, which serves as a stamp for printing out orderly arranged MoS₂ pixel patterns over cm²-scale areas on both pristine and plasma-charged SiO₂ substrates. MoS₂ pixels printed on plasma-charged substrates feature a higher degree of uniformity in pattern profiles and a narrower distribution of the MoS₂ flake thickness (*i.e.*, 3 ± 1.9 nm) in comparison with those printed on pristine substrates. This is attributed to the strong fringe field around the feature edges that is induced by plasma-introduced electric charges. We demonstrate that such printing approaches can be generalized for producing other emerging atomically layered nanostructures (e.g., graphene nanoribbons). The printed MoS₂ flakes can be used to build working n-type FETs with excellent electronic properties (*i.e.*, $I_{ON}/I_{OFF} \approx 10^5$ – 10^7 , mobility $\mu \approx 6$ – 44 cm²/(V s)). Using additional plasma treatment processes, as-printed MoS₂ flakes can be doped to create p-type FETs as well as rectifying diodes. Finally, we systematically study the thickness-dependent characteristics of MoS₂ FETs and show that our printing processes can produce a high yield of electronic-grade MoS₂ flakes with an acceptable degree of uniformity in transport properties.

METHODS AND MATERIALS

Prepatterning of Bulk MoS₂ Stamps. To fabricate a bulk MoS₂ stamp, a piece of bulk MoS₂ is mechanically exfoliated from a

MoS₂ source sample (SPI, Inc., size ~ 1 cm²) and firmly attached onto a flexible copper tape. The exfoliated MoS₂ film has a fresh and pristine surface with total area of ~ 1 cm². To pattern

microscale relief features on the bulk MoS₂, a 1.4 μm thick photoresist layer is spun onto the MoS₂ surface and exposed on a Karl Suss MA6 photoaligner. The photomask used for this work bears periodic pillar patterns with pillar diameters ranging from 3 to 10 μm. After development, 100 nm thick Ti masks are formed on the MoS₂ surface by using electron-beam evaporation followed with lift-off in acetone. Afterward, the Ti mask patterns are etched onto the underlying MoS₂ using a SF₆-based RIE recipe (i.e., SF₆ flow rate 20 sccm, pressure 20 mTorr, power 200 W) with an etching rate of ~100 nm/min. Finally, the Ti masks are removed by soaking the MoS₂ film in a diluted HF acid solution.

Transfer Printing of Prepatterned MoS₂ Flakes. Prepatterned few-layer MoS₂ flakes are transfer printed onto SiO₂/Si substrates that are cleaned by using the standard RCA process. To perform a transfer printing, a bulk MoS₂ stamp and a SiO₂/Si substrate are firmly pressed to each other by using a lab-made pressing system that can generate a gauge pressure up to 3 MPa for contact printing. To enhance the bonding strength between the MoS₂ flakes and the SiO₂ surface, an O₂-based plasma recipe (i.e., O₂ flow rate 50 sccm, pressure 25 mTorr, power 100 W, time duration 2 min) is used to treat the SiO₂ surface before the printing step. Such a plasma treatment is expected to introduce uniformly distributed electric charges on the SiO₂ surface that can provide additional electrostatic attractive stress for exfoliating prepatterned few-layer MoS₂ flakes from the bulk stamp.³² After the printing process, the printed MoS₂ patterns are imaged by using a scanning electron microscope in secondary-electron and backscattered modes as well as an optical microscope. An atomic force microscope is employed to measure the thickness of printed MoS₂ features in the tapping mode. In addition, an X-ray energy dispersive spectrometer integrated with a SEM system is used to confirm the presence of MoS₂ features within the printed areas.

Fabrication of Field-Effect Transistors Using Printed MoS₂ Flakes. To fabricate back-gated MoS₂ FETs, the metallic drain/source contacts (5 nm Ti/55 nm Au) are fabricated by photolithography or electron-beam lithography followed by metal deposition and lift-off. In particular, photolithography is used for fabricating FETs based on the inner flakes of MoS₂ pixels, and EBL is specifically used for fabricating FETs based on the outer edge ribbons of MoS₂ pixels. Finally, another metallic contact is made onto the p⁺-Si substrate, which serves as a back gate contact. The device characteristic curves of FETs are measured using an Agilent-4145B semiconductor parameter analyzer.

Plasma-Assisted Transfer Printing of Prepatterned Graphene Nanoribbons. First, a highly oriented pyrolytic graphite stamp (SPI, Inc.) is prepatterned with 100 nm half-pitch, 100 nm deep relief gratings, as shown in Figure 6(a). Such grating features are replicated from a master mold (Nanonex, Inc.) by using thermal nanoimprint lithography (T-NIL) followed by O₂-based plasma etching.⁴⁶ The T-NIL process was performed on a Specac thermal pressing tool equipped with a cooling-water system. The fabricated HOPG stamp is subsequently used to stamp out graphene nanoribbons onto plasma-charged SiO₂ substrates. The plasma-assisted printing process performed here is the same as the process used for printing microscale MoS₂ pixel arrays.

Conflict of Interest: The authors declare no competing financial interest.

Supporting Information Available: Additional SEM images of MoS₂ flake arrays printed onto pristine SiO₂ substrates that were captured over large areas (Figure S1); additional SEM images of MoS₂ pixel flakes printed onto plasma-charged SiO₂ substrates (Figure S2); EDS spectra of outer edge ribbons and inner flakes of printed MoS₂ pixels (Figure S3); optical micrographs of MoS₂ pixel flakes printed on plasma-charged SiO₂ substrates (Figure S4); finite element analysis for simulating electric field around the edge ribbon of a MoS₂ pixel and calculating the effective gate capacitance of edge ribbon-based FETs (C_g) (Figure S5); I_{DS}-V_G characteristic curves of 14 back-gated FETs made from the inner flakes of MoS₂ pixels printed on a single substrate (Figure S6). This material is available free of charge via the Internet at <http://pubs.acs.org>.

Acknowledgment. This work is supported in part by NSF grant CMMI-1232883, in part by the new faculty start-up fund from the Department of Mechanical Engineering, University of Michigan, and in part by the Open-Lab Program (Project No. 12ZD05) of the Key Laboratory of Nanodevices and Applications, Suzhou Institute of Nano-Tech and Nano-Bionics (SINANO), Chinese Academy of Sciences. The authors would like to thank the staff of the University of Michigan's North Campus Electron Microbeam Analysis Laboratory and NSF grants (DMR-0320740 and 0315633) for providing the support of SEM imaging and EDS characterization; the staff of the University of Michigan's Lurie Nanofabrication Facility for providing the support of AFM imaging and device fabrication and an NSF grant (ECCS-0922972) for providing the support of electron-beam lithography; the staff of Nanofabrication Facility and Platform for Characterization & Test, SINANO, for additional process verification; and Prof. A. Boehman and Prof. P. S. Reddy for their precious advice in revising the manuscript. H.N. would like to thank Korea Institute of Energy Technology Evaluation and Planning for providing overseas scholarship funds.

REFERENCES AND NOTES

- Wells, A. F. *Structural Inorganic Chemistry*; Oxford University Press: New York, 1984; pp 517–592.
- Byskov, L. S.; Hammer, B.; Norskov, J. K.; Clausen, B. S.; Topsoe, H. Sulfur Bonding in MoS₂ and Co-Mo-S Structures. *Catal. Lett.* **1997**, *47*, 177–182.
- Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS₂ Transistors. *Nat. Nanotechnol.* **2011**, *6*, 147–150.
- Pu, J.; Yomogida, Y.; Liu, K. K.; Li, L. J.; Iwasa, Y.; Takenobu, T. Highly Flexible MoS₂ Thin-Film Transistors with Ion Gel Dielectrics. *Nano Lett.* **2012**, *12*, 4013–4017.
- Korn, T.; Heydrich, S.; Hirmer, M.; Schmutzler, J.; Schuller, C. Low-Temperature Photocarrier Dynamics in Monolayer MoS₂. *Appl. Phys. Lett.* **2011**, *99*, 102109/1–102109/3.
- Mak, K. F.; Lee, C.; Hone, J.; Shan, J.; Heinz, T. F. Atomically Thin MoS₂: A New Direct-Gap Semiconductor. *Phys. Rev. Lett.* **2010**, *105*, 136805/1–136805/4.
- Liu, H.; Ye, P. D. D. MoS₂ Dual-Gate MOSFET with Atomic-Layer-Deposited Al₂O₃ as Top-Gate Dielectric. *IEEE Electron Device Lett.* **2012**, *33*, 546–548.
- Yin, Z. Y.; Li, H.; Li, H.; Jiang, L.; Shi, Y. M.; Sun, Y. H.; Lu, G.; Zhang, Q.; Chen, X. D.; Zhang, H. Single-Layer MoS₂ Phototransistors. *ACS Nano* **2012**, *6*, 74–80.
- He, Q. Y.; Zeng, Z. Y.; Yin, Z. Y.; Li, H.; Wu, S. X.; Huang, X.; Zhang, H. Fabrication of Flexible MoS₂ Thin-Film Transistor Arrays for Practical Gas-Sensing Applications. *Small* **2012**, *8*, 2994–2999.
- Wang, H.; Yu, L. L.; Lee, Y. H.; Shi, Y. M.; Hsu, A.; Chin, M. L.; Li, L. J.; Dubey, M.; Kong, J.; Palacios, T. Integrated Circuits Based on Bilayer MoS₂ Transistors. *Nano Lett.* **2012**, *12*, 4674–4680.
- Eda, G.; Yamaguchi, H.; Voiry, D.; Fujita, T.; Chen, M. W.; Chhowalla, M. Photoluminescence from Chemically Exfoliated MoS₂. *Nano Lett.* **2011**, *11*, 5111–5116.
- Wang, J.; Lundstrom, M. Does Source-to-Drain Tunneling Limit the Ultimate Scaling of MOSFETs?. *Tech. Dig.—Int. Electron Devices 2002 Meet.* **2002**, 707–710.
- Fivaz, R.; Mooser, E. Mobility of Charge Carriers in Semiconducting Layer Structures. *Phys. Rev.* **1967**, *163*, 743–755.
- Ayari, A.; Cobas, E.; Ogundadegbe, O.; Fuhrer, M. S. Realization and Electrical Characterization of Ultrathin Crystals of Layered Transition-Metal Dichalcogenides. *J. Appl. Phys.* **2007**, *101*, 014507/1–014507/5.
- Li, H.; Yin, Z. Y.; He, Q. Y.; Li, H.; Huang, X.; Lu, G.; Fam, D. W. H.; Tok, A. I. Y.; Zhang, Q.; Zhang, H. Fabrication of Single- and Multilayer MoS₂ Film-Based Field-Effect Transistors for Sensing NO at Room Temperature. *Small* **2012**, *8*, 63–67.
- Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.; Grigorieva, I. V.; Firsov, A. A. Electric Field Effect in Atomically Thin Carbon Films. *Science* **2004**, *306*, 666–669.

17. Coleman, J. N.; Lotya, M.; O'Neill, A.; Bergin, S. D.; King, P. J.; Khan, U.; Young, K.; Gaucher, A.; De, S.; Smith, R. J.; *et al.* Two-Dimensional Nanosheets Produced by Liquid Exfoliation of Layered Materials. *Science* **2011**, *331*, 568–571.
18. Yao, Y. G.; Lin, Z. Y.; Li, Z.; Song, X. J.; Moon, K. S.; Wong, C. P. Large-Scale Production of Two-Dimensional Nanosheets. *J. Mater. Chem.* **2012**, *22*, 13494–13499.
19. Miremedi, B. K.; Morrison, S. R. The Intercalation and Exfoliation of Tungsten Disulfide. *J. Appl. Phys.* **1988**, *63*, 4970–4974.
20. Divigalpitiya, W. M. R.; Frindt, R. F.; Morrison, S. R. Inclusion Systems of Organic-Molecules in Restacked Single-Layer Molybdenum-Disulfide. *Science* **1989**, *246*, 369–371.
21. Cai, G. M.; Jian, J. K.; Chen, X. L.; Lei, M.; Wang, W. Y. Regular Hexagonal MoS₂ Microflakes Grown from MoO₃ Precursor. *Appl. Phys. A: Mater. Sci. Process* **2007**, *89*, 783–788.
22. Virsek, M.; Krause, M.; Mrzel, A.; Iskra, I.; Skapin, S. D.; Remskar, M. The Transformation Pathways of Mo₆S₂l₈ Nanowires into Morphology-Selective MoS₂ Nanostructures. *J. Phys. Chem. C* **2010**, *114*, 6458–6463.
23. Liu, K. K.; Zhang, W. J.; Lee, Y. H.; Lin, Y. C.; Chang, M. T.; Su, C.; Chang, C. S.; Li, H.; Shi, Y. M.; Zhang, H.; *et al.* Growth of Large-Area and Highly Crystalline MoS₂ Thin Layers on Insulating Substrates. *Nano Lett.* **2012**, *12*, 1538–1544.
24. Lee, Y. H.; Zhang, X. Q.; Zhang, W. J.; Chang, M. T.; Lin, C. T.; Chang, K. D.; Yu, Y. C.; Wang, J. T. W.; Chang, C. S.; Li, L. J.; *et al.* Synthesis of Large-Area MoS₂ Atomic Layers with Chemical Vapor Deposition. *Adv. Mater.* **2012**, *24*, 2320–2325.
25. Zhan, Y. J.; Liu, Z.; Najmaei, S.; Ajayan, P. M.; Lou, J. Large-Area Vapor-Phase Growth and Characterization of MoS₂ Atomic Layers on a SiO₂ Substrate. *Small* **2012**, *8*, 966–971.
26. Shi, Y. M.; Zhou, W.; Lu, A. Y.; Fang, W. J.; Lee, Y. H.; Hsu, A. L.; Kim, S. M.; Kim, K. K.; Yang, H. Y.; Li, L. J.; *et al.* van der Waals Epitaxy of MoS₂ Layers Using Graphene As Growth Templates. *Nano Lett.* **2012**, *12*, 2784–2791.
27. Castellanos-Gomez, A.; Barkelid, M.; Goossens, A. M.; Calado, V. E.; van der Zant, H. S. J.; Steele, G. A. Laser-Thinning of MoS₂: On Demand Generation of a Single-Layer Semiconductor. *Nano Lett.* **2012**, *12*, 3187–3192.
28. Stender, C. L.; Greyson, E. C.; Babayan, Y.; Odom, T. W. Patterned MoS₂ Nanostructures over Centimeter-Square Areas. *Adv. Mater.* **2005**, *17*, 2841–2844.
29. Liu, H.; Gu, J. J.; Ye, P. D. MoS₂ Nanoribbon Transistors: Transition from Depletion Mode to Enhancement Mode by Channel-Width Trimming. *IEEE Electron Device Lett.* **2012**, *33*, 1273–1275.
30. Picard, A.; Turban, G. Plasma-Etching of Refractory-Metals (W, Mo, Ta) and Silicon in SF₆ and SF₆-O₂. An Analysis of The Reaction-Products. *Plasma Chem. Plasma Process* **1985**, *5*, 333–351.
31. Baek, K. H.; Yun, S. J.; Park, J. M.; Yoon, Y. S.; Nam, K. S.; Kwon, K. H.; Kim, C. I. The Role of Sulfur during Mo Etching Using SF₆ and Cl₂ Gas Chemistries. *J. Mater. Sci. Lett.* **1998**, *17*, 1483–1486.
32. Reibold, G. Effects of Plasma-Induced Charges on Thin Oxide of CMOS Technologies. *Microelectron. J.* **1996**, *27*, 599–609.
33. Geim, A. K. Graphene Status and Prospects. *Science* **2009**, *324*, 1530–1534.
34. Liang, X.; Chang, A. S. P.; Zhang, Y.; Harteneck, B. D.; Choo, H.; Olynick, D. L.; Cabrini, S. Electrostatic Force-Assisted Exfoliation of Prepatterned Few-Layer Graphenes into Device Sites. *Nano Lett.* **2009**, *9*, 467–472.
35. Liang, X.; Fu, Z.; Chou, S. Y. Graphene Transistors Fabricated via Transfer-Printing in Device Active-Areas on Large Wafer. *Nano Lett.* **2007**, *7*, 3840–3844.
36. Kubota, Y.; Watanabe, K.; Tsuda, O.; Taniguchi, T. Deep Ultraviolet Light-Emitting Hexagonal Boron Nitride Synthesized at Atmospheric Pressure. *Science* **2007**, *317*, 932–934.
37. Kobayashi, Y.; Kumakura, K.; Akasaka, T.; Makimoto, T. Layered Boron Nitride as a Release Layer for Mechanical Transfer of GaN-Based Devices. *Nature* **2012**, *484*, 223–227.
38. Hsieh, D.; Qian, D.; Wray, L.; Xia, Y.; Hor, Y. S.; Cava, R. J.; Hasan, M. Z. A Topological Dirac Insulator in a Quantum Spin Hall Phase. *Nature* **2008**, *452*, 970–974.
39. Lu, W.; Koerner, H.; Vaia, R. Effect of Electric Field on Exfoliation of Nanoplates. *Appl. Phys. Lett.* **2006**, *89*, 223118/1–223118/3.
40. Wang, X. J.; Wang, X. B.; Gascoyne, P. R. C. General Expressions for Dielectrophoretic Force and Electrorotational Torque Derived Using the Maxwell Stress Tensor Method. *J. Electrostat.* **1997**, *39*, 277–295.
41. Lee, S.; Lu, W. The Switching of Rotaxane-Based Motors. *Nanotechnology* **2011**, *22*, 205501/1–205501/6.
42. Lee, S. J.; Lu, W. Effect of Mechanical Load on the Shuttling Operation of Molecular Muscles. *Appl. Phys. Lett.* **2009**, *94*, 233114/1–233114/3.
43. Peierls, R. E. Quelques Propriétés Typiques des Corps Solides. *Ann. I. H. Poincaré* **1935**, *5*, 177–222.
44. Landau, L. D. Zur Theorie der Phasenumwandlungen II. *Phys. Z. Sowjetunion* **1937**, *11*, 26–35.
45. Liang, X. G.; Olynick, D. L.; Cabrini, S.; Bokor, J. Single-Digit Nanofabrication Routes for Tailoring and Assembling Graphene into Functional Nanostructures and Devices. *Electrochem. Soc. Trans.* **2011**, *35*, 55–65.
46. Wang, C.; Morton, K. J.; Fu, Z. L.; Li, W. D.; Chou, S. Y. Printing of Sub-20 nm Wide Graphene Ribbon Arrays Using Nanoimprinted Graphite Stamps and Electrostatic Force Assisted Bonding. *Nanotechnology* **2011**, *22*, 445301/1–445301/6.
47. Novoselov, K. S.; Jiang, D.; Schedin, F.; Booth, T. J.; Khotkevich, V. V.; Morozov, S. V.; Geim, A. K. Two-Dimensional Atomic Crystals. *Proc. Natl. Acad. Sci. U.S.A.* **2005**, *102*, 10451–10453.
48. Kim, S.; Konar, A.; Hwang, W. S.; Lee, J. H.; Lee, J.; Yang, J.; Jung, C.; Kim, H.; Yoo, J. B.; Choi, J. Y.; *et al.* High-Mobility and Low-Power Thin-Film Transistors Based on Multilayer MoS₂ Crystals. *Nat. Commun.* **2012**, *3*, 1011/1–1011/7.
49. Das, S.; Chen, H. Y.; Penumatcha, A. V.; Appenzeller, J. High Performance Multilayer MoS₂ Transistors with Scandium Contacts. *Nano Lett.* **2013**, *13*, 100–105.
50. Bao, W. Z.; Cai, X. H.; Kim, D.; Sridhara, K.; Fuhrer, M. S. High Mobility Ambipolar MoS₂ Field-Effect Transistors: Substrate and Dielectric Effects. *Appl. Phys. Lett.* **2013**, *102*, 042104/1–042104/3.
51. Jena, D.; Konar, A. Enhancement of Carrier Mobility in Semiconductor Nanostructures by Dielectric Engineering. *Phys. Rev. Lett.* **2007**, *98*, 136805/1–136805/4.